CPU: vendor_id = "CentaurHauls" version information (1/eax): processor type = primary processor (0) family = 0x7 (7) model = 0xb (11) stepping id = 0x1 (1) extended family = 0x0 (0) extended model = 0x6 (6) (family synth) = 0x7 (7) (model synth) = 0x6b (107) (simple synth) = unknown miscellaneous (1/ebx): process local APIC physical ID = 0x2 (2) maximum IDs for CPUs in pkg = 0x40 (64) CLFLUSH line size = 0x8 (8) brand index = 0x0 (0) brand id = 0x00 (0): unknown feature information (1/edx): x87 FPU on chip = true VME: virtual-8086 mode enhancement = true DE: debugging extensions = true PSE: page size extensions = true TSC: time stamp counter = true RDMSR and WRMSR support = true PAE: physical address extensions = true MCE: machine check exception = true CMPXCHG8B inst. = true APIC on chip = true SYSENTER and SYSEXIT = true MTRR: memory type range registers = true PTE global bit = true MCA: machine check architecture = true CMOV: conditional move/compare instr = true PAT: page attribute table = true PSE-36: page size extension = true PSN: processor serial number = ... CLFLUSH instruction = true DS: debug store = false ACPI: thermal monitor and clock ctrl = true MMX Technology = true FXSAVE/FXRSTOR = true SSE extensions = true SSE2 extensions = true SS: self snoop = true hyper-threading / multi-core supported = true TM: therm. monitor = true IA64 = false PBE: pending break event = true feature information (1/ecx): PNI/SSE3: Prescott New Instructions = true PCLMULDQ instruction = true DTES64: 64-bit debug store = false MONITOR/MWAIT = false CPL-qualified debug store = false VMX: virtual machine extensions = true SMX: safer mode extensions = true Enhanced Intel SpeedStep Technology = true TM2: thermal monitor 2 = true SSSE3 extensions = true context ID: adaptive or shared L1 data = false SDBG: IA32_DEBUG_INTERFACE = false FMA instruction = true CMPXCHG16B instruction = true xTPR disable = true PDCM: perfmon and debug = false PCID: process context identifiers = true DCA: direct cache access = false SSE4.1 extensions = true SSE4.2 extensions = true x2APIC: extended xAPIC support = true MOVBE instruction = true POPCNT instruction = true time stamp counter deadline = true AES instruction = true XSAVE/XSTOR states = true OS-enabled XSAVE/XSTOR = true AVX: advanced vector extensions = true F16C half-precision convert instruction = true RDRAND instruction = true hypervisor guest status = false cache and TLB information (2): 0xf0: 64 byte prefetching 0x5a: data TLB: 2M/4M pages, 4-way, 32 entries 0x63: data TLB: 2M/4M pages, 4-way, 32 entries data TLB: 1G pages, 4-way, 4 entries 0xff: cache data is in CPUID leaf 4 processor serial number = ... deterministic cache parameters (4): --- cache 0 --- cache type = data cache (1) cache level = 0x1 (1) self-initializing cache level = true fully associative cache = false maximum IDs for CPUs sharing cache = 0x0 (0) maximum IDs for cores in pkg = 0x3f (63) system coherency line size = 0x40 (64) physical line partitions = 0x1 (1) ways of associativity = 0x8 (8) number of sets = 0x40 (64) WBINVD/INVD acts on lower caches = false inclusive to lower caches = false complex cache indexing = false number of sets (s) = 64 (size synth) = 32768 (32 KB) --- cache 1 --- cache type = instruction cache (2) cache level = 0x1 (1) self-initializing cache level = true fully associative cache = false maximum IDs for CPUs sharing cache = 0x0 (0) maximum IDs for cores in pkg = 0x3f (63) system coherency line size = 0x40 (64) physical line partitions = 0x1 (1) ways of associativity = 0x10 (16) number of sets = 0x40 (64) WBINVD/INVD acts on lower caches = false inclusive to lower caches = false complex cache indexing = false number of sets (s) = 64 (size synth) = 65536 (64 KB) --- cache 2 --- cache type = unified cache (3) cache level = 0x2 (2) self-initializing cache level = true fully associative cache = false maximum IDs for CPUs sharing cache = 0x0 (0) maximum IDs for cores in pkg = 0x3f (63) system coherency line size = 0x40 (64) physical line partitions = 0x1 (1) ways of associativity = 0x8 (8) number of sets = 0x400 (1024) WBINVD/INVD acts on lower caches = false inclusive to lower caches = true complex cache indexing = false number of sets (s) = 1024 (size synth) = 524288 (512 KB) --- cache 3 --- cache type = unified cache (3) cache level = 0x3 (3) self-initializing cache level = true fully associative cache = false maximum IDs for CPUs sharing cache = 0x7 (7) maximum IDs for cores in pkg = 0x3f (63) system coherency line size = 0x40 (64) physical line partitions = 0x1 (1) ways of associativity = 0x10 (16) number of sets = 0x8000 (32768) WBINVD/INVD acts on lower caches = false inclusive to lower caches = true complex cache indexing = false number of sets (s) = 32768 (size synth) = 33554432 (32 MB) --- cache 4 --- cache type = no more caches (0) MONITOR/MWAIT (5): smallest monitor-line size (bytes) = 0x0 (0) largest monitor-line size (bytes) = 0x0 (0) enum of Monitor-MWAIT exts supported = false supports intrs as break-event for MWAIT = false number of C0 sub C-states using MWAIT = 0x0 (0) number of C1 sub C-states using MWAIT = 0x1 (1) number of C2 sub C-states using MWAIT = 0x1 (1) number of C3 sub C-states using MWAIT = 0x1 (1) number of C4 sub C-states using MWAIT = 0x1 (1) number of C5 sub C-states using MWAIT = 0x1 (1) number of C6 sub C-states using MWAIT = 0x1 (1) number of C7 sub C-states using MWAIT = 0x1 (1) Thermal and Power Management Features (6): digital thermometer = true Intel Turbo Boost Technology = false ARAT always running APIC timer = false PLN power limit notification = false ECMD extended clock modulation duty = false PTM package thermal management = false HWP base registers = true HWP notification = false HWP activity window = true HWP energy performance preference = true HWP package level request = true HDC base registers = false Intel Turbo Boost Max Technology 3.0 = false HWP capabilities = false HWP PECI override = false flexible HWP = false IA32_HWP_REQUEST MSR fast access mode = false HW_FEEDBACK MSRs supported = false ignoring idle logical processor HWP req = false enhanced hardware feedback interface = false digital thermometer thresholds = 0x0 (0) hardware coordination feedback = true ACNT2 available = false performance-energy bias capability = false number of enh hardware feedback classes = 0x0 (0) performance capability reporting = false energy efficiency capability reporting = false size of feedback struct (4KB pages) = 0x1 (1) index of CPU's row in feedback struct = 0x0 (0) extended feature flags (7): FSGSBASE instructions = true IA32_TSC_ADJUST MSR supported = true SGX: Software Guard Extensions supported = false BMI1 instructions = true HLE hardware lock elision = false AVX2: advanced vector extensions 2 = true FDP_EXCPTN_ONLY = false SMEP supervisor mode exec protection = true BMI2 instructions = true enhanced REP MOVSB/STOSB = false INVPCID instruction = true RTM: restricted transactional memory = false RDT-CMT/PQoS cache monitoring = false deprecated FPU CS/DS = true MPX: intel memory protection extensions = false RDT-CAT/PQE cache allocation = false AVX512F: AVX-512 foundation instructions = false AVX512DQ: double & quadword instructions = false RDSEED instruction = true ADX instructions = true SMAP: supervisor mode access prevention = true AVX512IFMA: fused multiply add = false PCOMMIT instruction = false CLFLUSHOPT instruction = false CLWB instruction = false Intel processor trace = false AVX512PF: prefetch instructions = false AVX512ER: exponent & reciprocal instrs = false AVX512CD: conflict detection instrs = false SHA instructions = true AVX512BW: byte & word instructions = false AVX512VL: vector length = false PREFETCHWT1 = true AVX512VBMI: vector byte manipulation = false UMIP: user-mode instruction prevention = true PKU protection keys for user-mode = true OSPKE CR4.PKE and RDPKRU/WRPKRU = true WAITPKG instructions = false AVX512_VBMI2: byte VPCOMPRESS, VPEXPAND = false CET_SS: CET shadow stack = false GFNI: Galois Field New Instructions = false VAES instructions = false VPCLMULQDQ instruction = false AVX512_VNNI: neural network instructions = false AVX512_BITALG: bit count/shiffle = false TME: Total Memory Encryption = false AVX512: VPOPCNTDQ instruction = false LA57: 57-bit addrs & 5-level paging = false BNDLDX/BNDSTX MAWAU value in 64-bit mode = 0x0 (0) RDPID: read processor D supported = true KL: key locker = false bus lock detection = false CLDEMOTE supports cache line demote = false MOVDIRI instruction = false MOVDIR64B instruction = false ENQCMD instruction = false SGX_LC: SGX launch config supported = false PKS: supervisor protection keys = false AVX512_4VNNIW: neural network instrs = false AVX512_4FMAPS: multiply acc single prec = false fast short REP MOV = false UINTR: user interrupts = false AVX512_VP2INTERSECT: intersect mask regs = false SRBDS mitigation MSR available = false VERW MD_CLEAR microcode support = false RTM transaction always aborts = false TSX_FORCE_ABORT = false SERIALIZE instruction = false hybrid part = false TSXLDTRK: TSX suspend load addr tracking = false PCONFIG instruction = false LBR: architectural last branch records = false CET_IBT: CET indirect branch tracking = false AMX-BF16: tile bfloat16 support = false AVX512_FP16: fp16 support = false AMX-TILE: tile architecture support = false AMX-INT8: tile 8-bit integer support = false IBRS/IBPB: indirect branch restrictions = true STIBP: 1 thr indirect branch predictor = false L1D_FLUSH: IA32_FLUSH_CMD MSR = false IA32_ARCH_CAPABILITIES MSR = true IA32_CORE_CAPABILITIES MSR = false SSBD: speculative store bypass disable = false Direct Cache Access Parameters (9): PLATFORM_DCA_CAP MSR bits = 0 Architecture Performance Monitoring Features (0xa): version ID = 0x2 (2) number of counters per logical processor = 0x4 (4) bit width of counter = 0x30 (48) length of EBX bit vector = 0x7 (7) core cycle event = available instruction retired event = available reference cycles event = available last-level cache ref event = available last-level cache miss event = available branch inst retired event = available branch mispred retired event = available top-down slots event = not available fixed counter 0 supported = false fixed counter 1 supported = false fixed counter 2 supported = false fixed counter 3 supported = false fixed counter 4 supported = false fixed counter 5 supported = false fixed counter 6 supported = false fixed counter 7 supported = false fixed counter 8 supported = false fixed counter 9 supported = false fixed counter 10 supported = false fixed counter 11 supported = false fixed counter 12 supported = false fixed counter 13 supported = false fixed counter 14 supported = false fixed counter 15 supported = false fixed counter 16 supported = false fixed counter 17 supported = false fixed counter 18 supported = false fixed counter 19 supported = false fixed counter 20 supported = false fixed counter 21 supported = false fixed counter 22 supported = false fixed counter 23 supported = false fixed counter 24 supported = false fixed counter 25 supported = false fixed counter 26 supported = false fixed counter 27 supported = false fixed counter 28 supported = false fixed counter 29 supported = false fixed counter 30 supported = false fixed counter 31 supported = false number of contiguous fixed counters = 0x3 (3) bit width of fixed counters = 0x30 (48) anythread deprecation = false x2APIC features / processor topology (0xb): extended APIC ID = 2 --- level 0 --- level number = 0x0 (0) level type = thread (1) bit width of level = 0x0 (0) number of logical processors at level = 0x1 (1) --- level 1 --- level number = 0x1 (1) level type = core (2) bit width of level = 0x7 (7) number of logical processors at level = 0x60 (96) --- level 2 --- level number = 0x2 (2) level type = invalid (0) bit width of level = 0x0 (0) number of logical processors at level = 0x0 (0) XSAVE features (0xd/0): XCR0 valid bit field mask = 0x0000000000000207 XCR0 supported: x87 state = true XCR0 supported: SSE state = true XCR0 supported: AVX state = true XCR0 supported: MPX BNDREGS = false XCR0 supported: MPX BNDCSR = false XCR0 supported: AVX-512 opmask = false XCR0 supported: AVX-512 ZMM_Hi256 = false XCR0 supported: AVX-512 Hi16_ZMM = false IA32_XSS supported: PT state = false XCR0 supported: PKRU state = true XCR0 supported: CET_U state = false XCR0 supported: CET_S state = false IA32_XSS supported: HDC state = false IA32_XSS supported: UINTR state = false LBR supported = false IA32_XSS supported: HWP state = false XTILECFG supported = false XTILEDATA supported = false bytes required by fields in XCR0 = 0x00000a88 (2696) bytes required by XSAVE/XRSTOR area = 0x00000a88 (2696) XSAVE features (0xd/1): XSAVEOPT instruction = true XSAVEC instruction = true XGETBV instruction = true XSAVES/XRSTORS instructions = true XFD: extended feature disable supported = false SAVE area size in bytes = 0x00000348 (840) IA32_XSS lower 32 bits valid bit field mask = 0x00010000 IA32_XSS upper 32 bits valid bit field mask = 0x00000000 AVX/YMM features (0xd/2): AVX/YMM save state byte size = 0x00000100 (256) AVX/YMM save state byte offset = 0x00000240 (576) supported in IA32_XSS or XCR0 = XCR0 (user state) 64-byte alignment in compacted XSAVE = false XFD faulting supported = false PKRU features (0xd/9): PKRU save state byte size = 0x00000008 (8) PKRU save state byte offset = 0x00000a80 (2688) supported in IA32_XSS or XCR0 = XCR0 (user state) 64-byte alignment in compacted XSAVE = false XFD faulting supported = false HWP state features (0xd/0x10): HWP state save state byte size = 0x00000008 (8) HWP state save state byte offset = 0x00000000 (0) supported in IA32_XSS or XCR0 = IA32_XSS (supervisor state) 64-byte alignment in compacted XSAVE = false XFD faulting supported = false Quality of Service Monitoring Resource Type (0xf/0): Maximum range of RMID = 0 supports L3 cache QoS monitoring = false Resource Director Technology Allocation (0x10/0): L3 cache allocation technology supported = false L2 cache allocation technology supported = false memory bandwidth allocation supported = false 0x00000011 0x00: eax=0x00000000 ebx=0x00000000 ecx=0x00000000 edx=0x00000000 Software Guard Extensions (SGX) capability (0x12/0): SGX1 supported = false SGX2 supported = false SGX ENCLV E*VIRTCHILD, ESETCONTEXT = false SGX ENCLS ETRACKC, ERDINFO, ELDBC, ELDUC = false MISCSELECT.EXINFO supported: #PF & #GP = false MISCSELECT.CPINFO supported: #CP = false MaxEnclaveSize_Not64 (log2) = 0x0 (0) MaxEnclaveSize_64 (log2) = 0x0 (0) SGX attributes: ECREATE SECS.ATTRIBUTES (0x12/1): valid bit mask = 0x00000000000000000000000000000000 enclave initialized by EINIT = false enclave debugger read/write permission = false enclave 64-bit mode = false provisioning key available = false EINIT token key available = false CET attributes enabled = false KSS key separation & sharing enabled = false XFRM: XSAVE feature request mask = 0x0000000000000000 XCR0 supported: x87 state = false XCR0 supported: SSE state = false XCR0 supported: AVX state = false XCR0 supported: MPX BNDREGS = false XCR0 supported: MPX BNDCSR = false XCR0 supported: AVX-512 opmask = false XCR0 supported: AVX-512 ZMM_Hi256 = false XCR0 supported: AVX-512 Hi16_ZMM = false IA32_XSS supported: PT state = false XCR0 supported: PKRU state = false XCR0 supported: CET_U state = false XCR0 supported: CET_S state = false IA32_XSS supported: HDC state = false IA32_XSS supported: UINTR state = false LBR supported = false IA32_XSS supported: HWP state = false XTILECFG supported = false XTILEDATA supported = false SGX Enclave Page Cache (EPC) enumeration (0x12/0x2): type = invalid 0x00000013 0x00: eax=0x00000000 ebx=0x00000000 ecx=0x00000000 edx=0x00000000 Intel Processor Trace (0x14): IA32_RTIT_CR3_MATCH is accessible = false configurable PSB & cycle-accurate = false IP & TraceStop filtering; PT preserve = false MTC timing packet; suppress COFI-based = false PTWRITE support = false power event trace support = false PSB/PMI preservation support = false ToPA output scheme support = false ToPA can hold many output entries = false single-range output scheme support = false output to trace transport = false IP payloads have LIP values & CS = false Time Stamp Counter/Core Crystal Clock Information (0x15): TSC/clock ratio = 0/0 nominal core crystal clock = 0 Hz Processor Frequency Information (0x16): Core Base Frequency (MHz) = 0x0 (0) Core Maximum Frequency (MHz) = 0x0 (0) Bus (Reference) Frequency (MHz) = 0x0 (0) System-On-Chip Vendor Attribute (0x17/0): vendor id = 0x0 (0) vendor scheme = assigned by intel project id = 0x00000000 (0) stepping id = 0x00000000 (0) Deterministic Address Translation Parameters (0x18/0): 4KB page size entries supported = false 2MB page size entries supported = false 4MB page size entries supported = false 1GB page size entries supported = false partitioning = soft between logical processors ways of associativity = 0x0 (0) number of sets = 0x00000000 (0) translation cache type = invalid (0) translation cache level = 0x1 (1) fully associative = false maximum number of addressible IDs = 0x0 (0) Key Locker information (0x19): CPL0-only restriction supported = false no-encrypt restriction supported = false no-decrypt restriction supported = false AESKLE: AES instructions = false AES wide instructions = false MSRs & IWKEY backups = false LOADIWKEY NoBackup parameter = false IWKEY randomization supported = false Hybrid Information (0x1a/0): native model ID of core = 0x0 (0) core type = 0x0 (0) PCONFIG information (0x1b/0x0): sub-leaf type = invalid (0) PCONFIG information (0x1b/0x1): sub-leaf type = invalid (0) Architectural LBR Capabilities (0x1c/0): IA32_LBR_DEPTH.DEPTH 8 supported = false IA32_LBR_DEPTH.DEPTH 16 supported = false IA32_LBR_DEPTH.DEPTH 24 supported = false IA32_LBR_DEPTH.DEPTH 32 supported = false IA32_LBR_DEPTH.DEPTH 40 supported = false IA32_LBR_DEPTH.DEPTH 48 supported = false IA32_LBR_DEPTH.DEPTH 56 supported = false IA32_LBR_DEPTH.DEPTH 64 supported = false deep C-state reset supported = false LBR IP values contain = EIP (0) CPL filtering supported = false branch filtering supported = false call-stack mode supported = false mispredict bit supported = false timed LBRs supported = false branch type field supported = false Tile Information (0x1d/0): max_palette = 0 TMUL Information (0x1e/0): tmul_maxk = 0x0 (0) tmul_maxn = 0x0 (0) V2 extended topology (0x1f): x2APIC ID of logical processor = 0x2 (2) --- level 0 --- level number = 0x0 (0) level type = thread (1) bit width of level = 0x0 (0) number of logical processors at level = 0x1 (1) --- level 1 --- level number = 0x1 (1) level type = core (2) bit width of level = 0x3 (3) number of logical processors at level = 0x8 (8) --- level 2 --- level number = 0x2 (2) level type = die (5) bit width of level = 0x7 (7) number of logical processors at level = 0x60 (96) --- level 3 --- level number = 0x3 (3) level type = invalid (0) bit width of level = 0x0 (0) number of logical processors at level = 0x0 (0) extended processor signature (0x80000001/eax): generation = 0x0 (0) model = 0x0 (0) stepping = 0x0 (0) (simple synth) = unknown extended feature flags (0x80000001/edx): x87 FPU on chip = false virtual-8086 mode enhancement = false debugging extensions = false page size extensions = false time stamp counter = false RDMSR and WRMSR support = false physical address extensions = false machine check exception = false CMPXCHG8B inst. = false APIC on chip = false SYSCALL and SYSRET instructions = true memory type range registers = false global paging extension = false machine check architecture = false conditional move/compare instruction = false page attribute table = false page size extension = false multiprocessing capable = false AMD multimedia instruction extensions = false MMX Technology = false extended MMX = false SSE extensions = false AA-64 = true 3DNow! instruction extensions = false 3DNow! instructions = false brand = " ZHAOXIN KaiXian KX-7000" L1 TLB/cache information: 2M/4M pages & L1 TLB (0x80000005/eax): instruction # entries = 0x8 (8) instruction associativity = 0x4 (4) data # entries = 0x20 (32) data associativity = 0x4 (4) L1 TLB/cache information: 4K pages & L1 TLB (0x80000005/ebx): instruction # entries = 0x10 (16) instruction associativity = 0x6 (6) data # entries = 0x60 (96) data associativity = 0x6 (6) L1 data cache information (0x80000005/ecx): line size (bytes) = 0x40 (64) lines per tag = 0x1 (1) associativity = 0x8 (8) size (KB) = 0x20 (32) L1 instruction cache information (0x80000005/edx): line size (bytes) = 0x40 (64) lines per tag = 0x1 (1) associativity = 0x10 (16) size (KB) = 0x40 (64) L2 TLB/cache information: 2M/4M pages & L2 TLB (0x80000006/eax): instruction # entries = 0x0 (0) instruction associativity = L2 off (0) data # entries = 0x0 (0) data associativity = L2 off (0) L2 TLB/cache information: 4K pages & L2 TLB (0x80000006/ebx): instruction # entries = 0x0 (0) instruction associativity = L2 off (0) data # entries = 0x0 (0) data associativity = L2 off (0) L2 unified cache information (0x80000006/ecx): line size (bytes) = 0x40 (64) lines per tag = 0x1 (1) associativity = 8-way (6) size (KB) = 0x200 (512) L3 cache information (0x80000006/edx): line size (bytes) = 0x0 (0) lines per tag = 0x0 (0) associativity = L2 off (0) size (in 512KB units) = 0x0 (0) RAS Capability (0x80000007/ebx): MCA overflow recovery support = false SUCCOR support = false HWA: hardware assert support = false scalable MCA support = false Advanced Power Management Features (0x80000007/ecx): CmpUnitPwrSampleTimeRatio = 0x0 (0) Advanced Power Management Features (0x80000007/edx): TS: temperature sensing diode = false FID: frequency ID control = false VID: voltage ID control = false TTP: thermal trip = false TM: thermal monitor = false STC: software thermal control = false 100 MHz multiplier control = false hardware P-State control = false TscInvariant = true CPB: core performance boost = false read-only effective frequency interface = false processor feedback interface = false APM power reporting = false connected standby = false RAPL: running average power limit = false Physical Address and Linear Address Size (0x80000008/eax): maximum physical address bits = 0x2e (46) maximum linear (virtual) address bits = 0x30 (48) maximum guest physical address bits = 0x0 (0) Extended Feature Extensions ID (0x80000008/ebx): CLZERO instruction = false instructions retired count support = false always save/restore error pointers = false INVLPGB instruction = false RDPRU instruction = false memory bandwidth enforcement = false MCOMMIT instruction = false WBNOINVD instruction = false IBPB: indirect branch prediction barrier = false interruptible WBINVD, WBNOINVD = false IBRS: indirect branch restr speculation = false STIBP: 1 thr indirect branch predictor = false CPU prefers: IBRS always on = false CPU prefers: STIBP always on = false IBRS preferred over software solution = false IBRS provides same mode protection = false EFER[LMSLE] not supported = false INVLPGB supports TLB flush guest nested = false ppin processor id number supported = false SSBD: speculative store bypass disable = false virtualized SSBD = false SSBD fixed in hardware = false CPPC: collaborative processor perf ctrl = false PSFD: predictive store forward disable = false branch sampling feature support = false Size Identifiers (0x80000008/ecx): number of CPU cores = 0x1 (1) ApicIdCoreIdSize = 0x0 (0) performance time-stamp counter size = 40 bits (0) Feature Extended Size (0x80000008/edx): max page count for INVLPGB instruction = 0x0 (0) RDPRU instruction max input support = 0x0 (0) 0xc0000001 0x00: eax=0x000607b1 extended feature flags (0xc0000001/edx): alternate instruction set = true alternate instruction set enabled = true random number generator = true random number generator enabled = true LongHaul MSR 0000_110Ah = true FEMMS = true advanced cryptography engine (ACE) = true advanced cryptography engine (ACE)enabled = true montgomery multiplier/hash (ACE2) = true montgomery multiplier/hash (ACE2) enabled = false padlock hash engine (PHE) = true padlock hash engine (PHE) enabled = true padlock montgomery mult. (PMM) = true padlock montgomery mult. (PMM) enabled = true VIA C7 Current Performance Data (0xc0000002): core temperature (degrees C) = 0 input voltage (mV) = 700 (0x0) current clock multipler = 0x0 (0) clock ratio transition in progress = false voltage transition in progress = false thermal monitor 2 transition = false thermal monitor 2 transition = false performance control MSR transition = 0x0 (0) lowest clock ratio = 0x0 (0) highest voltage (mV) = 700 (0x0) lowest voltage (mV) = 700 (0x0) highest clock multiplier = 0x0 (0) lowest clock multiplier = 0x0 (0) MB reset vector = 0xffffffff (0) APIC cluster ID = 0x0 (0) input front side bus clock = 100 MHz (0) APIC agent ID = 0x0 (0) current clock multiplier = 0x0 (0) 0xc0000003 0x00: eax=0x00000000 ebx=0x00000000 ecx=0x00000000 edx=0x00000000 VIA Temperature (0xc0000004/eax): thermal monitor temperature = 0x0 (0) VIA MSR 198 Mirror (0xc0000004): current voltage (mV) = 2748 (0x80) current clock ratio = 25.5 clock ratio transition in progress = false voltage transition in progress = false thermal monitor 2 transition in progress = 0x0 (0) thermal monitor 2 transition in progress = 0x0 (0) IA32_PERF_CTL transition in progress = 0x0 (0) IA32_PERF_CTL transition in progress = 0x0 (0) lowest clock ratio = 8.0 XE operation (R/O) = false highest supported voltage = 0xdd (221) highest supported clock ratio = 35.0 lowest supported voltage = 0x59 (89) lowest supported clock ratio = 8.0 0xc0000005 0x00: eax=0x00000082 ebx=0x00000000 ecx=0x00000000 edx=0x00000000 0xc0000006 0x00: eax=0x0000000a ebx=0x00000000 ecx=0x00000000 edx=0x00000000 (multi-processing synth) = ? (multi-processing method) = (null) (synth) = unknown